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Current t rend in Integrated Circuit s  ( IC) implement at ion such as System- on-
Chip has cont ributed significant advantages in elect ronic product features such as 
high circuit performance with  high number of funct ions, small physical area and h igh 
reliabil ity .  S ince t he development of System- on- Chip, which is based on integrat ing 
subsystems suppl ied by various Intel lectual Propert ies (IP ) Block vendors, the 
required design t ime is short er when compared t o  that of ful l-cust om IC 
i mplement at ion. 
H owever, test ing each internal subsystems usmg the common scan-pat h  
met hod where test data  are generated and analyzed extern al ly is  considered t o o  t ime 
consuming when t he number of subsystems is  high. Therefore, by including  Built- In-
Self-Test (BIST) faci l it y  into  each subsystem is considered a good solut ion. 
Commonl y, B IST structure is  based on random test dat a  generat ion from a Linear 
Feedback Shift Regi ster (LFSR) due to it s simple, small and economical c ircuit 
struct ure. S ince t he number of subsyst ems in  an IC chip i s  going t o  be increased f rom 
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time to time ,  improve ment on the BIST approach is re quired  to provide shorte r  testing 
time while keeping the good fe atures  of LFSR. 
For this re ason, de ve lopment of test patte rn for B IST base d on combination of 
LFSR and dete rministic approach could provide one of the solutions to re duce the 
testing time .  In this re se arch, the possibil ity of combining LFSR fe atures  and 
de te rministic te st patte rn was carrie d out. A paralle l high- speed multiplie r  conside red 
as  one of the demanding subsyste ms was chosen  to verify the proposed  BIST 
perform ance . Re sults show that the testing time (with 1 00% faul t  cove rage )  was 
re duced significantly whe n  compared to the te sting time take n for the B IST tha t was 
totally  base d on random te st data generation . 
One of the reasons for this achievement  is only one basic ce l l  of the mu ltiplier 
is  required  to determine the te st pattern by conside ring  the data flow from one ce l l  to 
anothe r. Ide ntical test data can then be appl ied to both multiplie r  inputs 
simultane ously. This is the significant finding of the research. Further works based 
on the finding are also ide ntified. 
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WAN ZUHA BIN WAN HASAN 
Mac 2000 
Pengerusi: Bambang Sunaryo Suparjo, Ph.D 
FakuIti: Kejuruteraan 
Kaedah terkini  dalam implimetasi Litar Kamilan sepert i  "System-on-Chip" 
tel ah memb erikan faedah-faedah yang pent ing  terhadap b arangan elekt ronik sepert i  
mutukerj a  l itar yang t inggi dengan b ilangan fungsi yang b anyak, keluasan fizik::l l yang 
keci l  dan ket ahanan yang t inggi. Memandangkan pemb angunan "Syst em-on-Chip" 
b erdasarkan penggabungan subs istem-subsistem yang dib ekalkan oleh vendor-vendor 
b lok "Intellectual Propert ies (IP)", masa yang diperlukan unt uk rekabentuk adalah 
pendek j ika d ib andingkan dengan implementasi l it ar kami lan secara "fu ll-cust om".  
Walaupun demikian, penguj ian unt uk set iap sub sistem dalaman menggunakan 
kaedah b iasa "scan-path" di mana dat a  penguj ian dijanakan dan dianalisis dari luaran 
akan memerlukan masa yang l ama memandangkan b i langan sub sistem yang b anyak. 
Oleh itu ,  dengan menyediakan "Built -in Self-Test (BIST)" dalam set iap sub sistem 
boleh dikat akan satu penyelesaian yang b aik. Pada keb i asaan, strukt ur B IST adalah 
b erdasarkan penjanaan data  penguj ian secara rawak dari " Linear Feedb ack Shift 
Register (LFSR)" diseb ab kan oleh stuktur l it arnya yang mudah, keci l  dan ekonomi. 
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Memandangkan bi langan subsistem dalam cip l itar kamilan akan bertambah 
d ari masa ke masa, pembaharuan terhad ap kaed ah BrST ad alah perlu supaya masa 
penguj ian akan menj ad i  lebih pendek d isamping mengekalkan penggunaan LFSR. 
Atas alasan in i ,  pembangunan corak data penguj ian untuk Br ST berd asarkan 
gabungan LFSR d an kaed ah "determin istic" ad alah mungkin boleh menyed iakan 
salah satu penyelesaian untuk memendekkan masa penguj ian . Dalam penyel id ikan 
ini ,  kaj ian terhad ap kemungkinan menggabungkan LFSR dan corak penguj ian 
"deterministic" tel ah d i lakukan . Pendarab pantas secara selari yang d ianggap sebagai 
salah satu subsistem yang ban yak diperlukan ad alah d ipi l ih  bagi mencntukan 
mutukerj a  BrST yang d icadangkan. Keputusan penyel id ikan menunjukkan masa 
penguj ian (dengan "fault  coverage" 1 00%) telah d ipendekkan berband ing dengan 
masa penguj ian yang d iambi l  untuk BrST yang hanya berdasarkan penjanaan data 
penguj ian secara rawak. 
Salah satu alasan atas pencapaian ini ad alah hanya satu sel dalam pend arab 
tersebut d iperlukan untuk menentukan corak penguj ian d engan mengambilkira al iran 
data d ari satu sel kepada  yang lain .  Data penguj ian yang sarna kemud ian boleh 
d ikenakan kepad a  kedua-dua input pendarab secara serentak. r n i  adalah has i l  utama 
d ari penye l id ikan ini .  Kerj a-kerj a akan d atang berd asarkan hasil yang d id apati telah 
j uga d ikenalpasti .  
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Current Trend in Integrated Circuits Implementation 
The steady down scaling of microelectronic devices has made electronic 
companies to continual ly  produce low cost products that capable to provide more 
functions, h igher performance and higher rel iabi l i ty.  Many electronic sub-systems or 
modules such as microprocessor, analog-digital converters, memories and interface 
circuits that previously been pack aged individual ly  are now being able  to be 
integrated onto a single si licon chip to form a specifi c  system. Such implementation 
is known as System-on-Chip. This approach can provide many advantages in terms 
of physical s ize, cost, performance and rel iabil ity. 
The design and implementation processes of S ystem-on- Chip are not as 
critical as testing the chip after the completion of manufacturing processes since there 
are many design automation software available in the market. For S ystem-on-Chip 
implementation, testing operations can be costly and time consuming if consideration 
on embedding on-chip testing fac i l ities is neglected during the design stage. This is 
true when the circuit  density, functional and complexity are increased, testing the 
overal l chip based on ad-hoc method is almost impossible to detect al l the predefined 
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C lrcUlt  faulb wlthm the allowable testmg penod Although the chip I� accommodated 
by normal scan path testmg facI l I ty I e each Input/output of subsystem boundane� can 
be accessed via a shift regl 'l ter chaIn, managIng the transportatIOn of te�t data stlmulu� 
and test data results can become complex [ I ]  Thl �  I S  because the number of  mternal 
subsystem� IS l arge while the number of extern,l l ly  acce<; slble te" t pomts I �  smal l 
Hence, large �Ize ot te�t C lrcult� and long te�t tIme are needed to acce�<; each Internal 
Indl Vldudl 'lub-sy�tem USIng external test data generator and test resu lts analyzer 
Any factors that affect the te�tIng cost wI l l  Increase the pnce of the product In 
additIOn, the longer testIng time wI l l  delay the produ ct tIme-to-market 
Built-In-Self-Test (BIST) Features 
Presently, there has been an Increasmgly Interest m embeddmg BUl l t-In-Self­
Test (BI ST) faC I l Ity onto large and complex Ie chips The good features of B IST 
mclude short test operatIOn t ime and the Ie can be tested based on normal or 
operatmg clock frequency smce the test data generator and test results analyzers are 
bUIlt mternally 1 e In the Ie These two featu res are sUItable for on-hne testmg 
purposes Most of the real-ti me controller Ies used m automobi les and airplanes has 
already been deSIgned WIth BIST fac I lI ty to accommodate on-lIne testmg or real-tIme 
mom tonng [2] In thIS case, system faIlures can be detected Immediately  so that the 
system WI l l  be brought back mto normal operation qUIck ly  It can proVIde low down 
tIme that IS reqUlred most by customers S mce modern control systems often mclude 
mIcroprocessor or DIgItal S Ignal Processmg (DSP) ChIPS  that mIght be semltI ve to 
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vibration or stress environment, t he invol vement of BI ST in monitoring t he system 
operation and perform ance is considered import ant . 
Several met hods of BI ST have been proposed for general and specif ic I C  
applications. However, continuous development i s  necessary to prepare for t he futun: 
trend in System-On- Chip implement ation.  In System-on-Chip development ,  designer 
can select IC subsystems f rom several vendors in t he form of softw are such as in 
hardw are-descript ion-language (HDL), gate or transistor level circuit net l ist and, I C  
mask layout. During the development process, subsystems w ith B IST f aci l ity 
simpl ify t he effort in providing test data  pat h  management system as wel l  as 
opt i mizing the overal l circuit size. 
There are two main criteria need to be considered in developing internal IC 
test system; performance or efficiency and overhead. An efficient test syst em wi l l  
det ect most o r  all t he  predefined fault s w ithin allow able test period. The inclus ion of 
test control circuitry in the IC should not give significant impact on t he overal l IC 
implementat ion overhead because it can influence t he product price in the mark et .  In 
com mon B IST, the test data generator is based on random dat a  generat ion.  Alt hough 
this type of generator can be designed by a smal l circuit i .e .  using Linear-Feedback­
Shift-Register (LFSR), the length of test sequence can be long to cover the required 
predefined faults s ince some of t he dat a  are not being used to detect t he fault s .  For 
this reason, study on the possibi l ity of combining B IST approach w it h  convent ional 
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deterministic te�t pattern generation approach was carned out to propose a hi gh 
perform ance BrST 
Objective 
The objective of thl� the�I'> I'> to de�lgn a hlgh-�peed multip l Ier with optI ml5ed 
BuI lt-i n Self-te�t 
Thesis Organisation 
ThIS thesIs  descnbes the development of B rST based on determinIstic test 
pattern generatIOn (and random pattern generatIOn) USing LFSR It containS 6 
chapters The next chapter reVIews the present and past works  on fault detectIOn and 
Desi gn-For-TestabI l i ty (OFT) where the most cntIcal problem In generating test 
pattern and dev elopment of OFT C Ircui t specIfIcall y  on BrST are Identi fied The 
fundamental theory of BIST IS descnbed In Chapter 3 Multip lier was chosen as a 
sample of  rc subsystem due to I ts WIdely used I n  most Digi tal-S ignal-Processing 
(DSP) chip  BasIc operatIOn of multip l ier IS also Included In  Chapter 3 Chapter 4 
descnbes the development of proposed BrST together wIth I tS resul t  and dl�cusslon 




IC as a Current Approach 
High complexity of modern dlgltdl 'l lgnal proce�smg system whi le mcreasmg 
demand for a �hort tlme-to-m..lrket I� one ot the current chal lenge of today "  VLSI 
designers An Improvement 10 � l l Icon technology IS the enabler to combme more dnd 
more Circuit functions on a smgle chip These CircUIt functIOns are I mplemented by 
usmg vanous subsystems suppl ied by vendors that are avaI l able 10 commercldl 
Elec trOnic Design Automation ( E DA) Sometime the said subsystems are known as 
I ntellec tual Property (JP) block s that p lay an Important role 10 the deVice Systems-on­
Chip contnbute the fol lowmg advantages compared to that of the wel l -establ Ished 
Systems-on-a-board 
• lower cost for consumer appl IcatIOns ( high volume) 
• higher mter-block commUnicatIOn bandwidth (shorter delays, no pm-l Imit)  
• higher f lexibil Ity because of programmable components 
• low-power consumptIOn due to smaller deVice size 
Computer processor speeds have mcreased dramatical ly  As the ol l gmaJ 
eqUIpment manufacturers ( OEMs) Intr oduce  computers with faster and more powerful 
CPUs, the memory mdustry IS developmg semiconduc tor technology that al l ows 
22 
�ystem memory to exchange ddtd with today' � h igh perf ormance CP Us more qUld. ly  
and efficiently.  Wi th synchronou� operatlOn�, the processor know,> when operation,> 
are gOIng to be completed and data IS going to be avai lable. Therefore, the proce��or 
can perform other operatlon� dnd doe� not have to Wait for the memory to 10cJ te the 
address and read or WrIte the data [3 ] 
The Role of Multiplier in Signal Processing 
Mu ltIplIer IS SUItable for high performance DSP appl IcatIOns such as In pattern 
recogn itIOn. There are three famou s mu lt ipl IcatIOn techniques; Wal lace trees , Booth 
encoding and binary tree vector mergIng addition. Resu lts IndIcated a delay reductIOn 
of 10-20% is  achieved based on such techniques compared to that of paral lel 
mu ltipli er ripple carry technique. In addition, power and area consu mption are also 
reduced when the device size reduces ( traditional) [4] . 
Multiplier architecture 
A Mu ltIplier mu lt iplIes two bInary numbers or operands; mu ltiplIcand and 
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FIgure I 4-bIt M ultIpl Ic atIon 
Booth' s  algorIthm approach was chosen to Implement the multIplIer serIal ly 
[5] The serIal approach c hosen above can do sIgned multIpl Ic JtIOn and reqUIre'> 
smal l  area, however the paral lel approach were opted due to these CrIterIa 
1 )  HIgher speed 
11 ) Ea�Ier to Implement B IST due to the regularIty of basIc c I rcuIts 
A paral le l  multIplIer IS based on the observatIOn that partial produc ts In the 
multIp l Ic atIOn process may be Independently computed In paral lel [6] as show n  In 
Figure 2 
X3 X2 Xl XO 
Y3 Y2 YI YO 
X3YO X2YO XIYO XOYO 
X3Yl X2YI XIYI XOYI 
X3Y2X2Y2XIY2XOY2 
X3Y3 X2Y3 Xl Y3 XOY3 
P7 P6 P5 P4 P3 P2 PI PO 
FIgure 2 4-blt Multip l IcatIOn with PartIal Produc ts 
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